


PAGE	CONTENTS
1	COVER
2	BLOCK DIAGRAM
3	POWER DELIVERY
4	RESET DIAGRAM
5	CLOCK DIAGRAM
6	DEVICE TABLES
7-11	AMD M2 940 CPU
12	CPU DECOUPLING
13	MEM_A0 DIMM1(0..63)
14	MEM_B0 DIMM2(64..127)
15	MEM_A1 DIMM3(0..63)
16	MEM_B1 DIMM4(64..127)
17	MEM ADD/CTL CTT TERMINATION
18	MEM ADD/CTL RTT TERMINATION
19	MCP55 HT/CLKS
20	MCP55 PEX X16
21	MCP55 PEX X8 & X1'S
22	MCP55 PCI
23	MCP55 SATA & IDE
24	MCP55 AUDIO/USB/MISC
25	MCP55 DUAL RGMII
26	MCP55 PWR/GND
27	MCP55 DECOUPLING
28	PCIEXP1 x16 SLOT (x16)
29	PCIEXP2 x16 SLOT (x8)
30	PCIE 1 & 2 SLOT (x1)
31	PCI 1 & 2 SLOT
32	PCI TERM/DECOUPLING
33	PWM RT8801 & RT9605
34	W83303AG
35	Ti43AB22A-1394-2 Port
36	RGMII LAN 88E1116 PHY0
37	RGMII LAN 88E1116 PHY1
38	HD AUDIO CODEC
39	W83627EHF SuperI/O
40	MCP55P CORE&DDRII Power
41	PWR SEQU & VID BUFFER
42	OVP & CPUFAN + PROCHOT
43	Dual LAN + USB CONN
44	FP-USB CONN
45	PWR CON/F-PNL/VBAT/SPKR
46	.K/M+LPC+Bios+FDC+IDE
47	MOUNTING HOLES&FIDUCIALS&etc
48	


ABIT

KN9 SLI V0.1


MCP55P	MCP55 Ultra	MCP55S
PCIE controller x6 x16,x8,x1,x1,x1,x1	PCIE controller x6 x16,x1,x1,x1,x1	PCIE controller x5 x16,x1,x1,x1,x1
SATA controller x3	SATA controller x2	SATA controller x2
MAC0 RGMII & all MAC1 RGMII only	MAC0 RGMII & all	MAC0 RGMII & all
SSID : 1C20	SSID : 1C20	SSID : 1C20

<http://laptop-motherboard-schematic.blogspot.com/>





<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>

CPU VID TABLE	
VID	VOLTAGE
000000	1.5500V
000001	1.5250V
000010	1.5000V
000011	1.4750V
000100	1.4500V
000101	1.4250V
000110	1.4000V
000111	1.3750V
001000	1.3500V
001001	1.3250V
001010	1.3000V
001011	1.2750V
001100	1.2500V
001101	1.2250V
001110	1.2000V
001111	1.1750V
010000	1.1500V
010001	1.1250V
010010	1.1000V
010011	1.0750V
010100	1.0500V
010101	1.0250V
010110	1.0000V
010111	0.9750V
011000	0.9500V
011001	0.9250V
011010	0.9000V
011011	0.8750V
011100	0.8500V
011101	0.8250V
011110	0.8000V
011111	0.7750V
100000	0.7625V
100001	0.7500V
100010	0.7375V
100011	0.7250V
100100	0.7125V
100101	0.7000V
100110	0.6875V
100111	0.6750V
101000	0.6625V
101001	0.6500V
101010	0.6375V
101011	0.6250V
101100	0.6125V
101101	0.6000V
101110	0.5875V
101111	0.5750V
110000	0.5625V
110001	0.5500V
110010	0.5375V
110011	0.5250V
110100	0.5125V
110101	0.5000V
110110	0.4875V
110111	0.4750V
111000	0.4625V
111001	0.4500V
111010	0.4375V
111011	0.4250V
111100	0.4125V
111101	0.4000V
111110	0.3875V
111111	0.3750V


SMBUS ADDRESS MAP		
DEVICE	BUS#	ADDRESS
DIMM 1 MEM_A0	0	1010 000 = 0X50
DIMM 2 MEM_B0	0	1010 001 = 0X51
DIMM 3 MEM_A1	0	1010 010 = 0X52
DIMM 4 MEM_B1	0	1010 011 = 0X53
SIO	1	0101 101 = 0X2D
PCI SLOT 1	1	ARP
PCI SLOT 2	1	ARP
1394	1	ARP
PE5 SLOT 4	1	ARP
PE2 SLOT 5	1	ARP
PE1 SLOT 6	1	ARP
PE0 SLOT 7	1	ARP


PCI INTERRUPT/IDSEL MAP								
BACK PANEL SLOT	BUS#	DEV#	IDSEL	PCI SLOT INTA*	PCI SLOT INTB*	PCI SLOT INTC*	PCI SLOT INTD*	REQ/GNT
1	01	0X06	26	INTY*	INTZ*	INTW*	INTX*	4/4
2	01	0X07	25	INTX*	INTY*	INTZ*	INTW*	3/3
3	01	0X08	24	INTW*	INTX*	INTY*	INTZ*	2/2

PCI DEVICE MAP					
DEVICE	BUS#	DEV#	FUNCTION	VENDOR ID	DEVICE ID
AMD CPU					
HT CONFIG	0	0X18	0	0X1022	0X1100
ADDR MAP CONFIG	0	0X18	1	0X1022	0X1101
DRMA CTL & CONFIG	0	0X18	2	0X1022	0X1102
MISC CONFIG	0	0X18	3	0X1022	0X1103
MCP55					
LDT	0	0X00	0		0X0369
LPC	0	0X01	0		0X0360 - 0X367
SMBUS2	0	0X01	1		0X0368
SHAPE TRIM	0	0X01	2		0X036A
PMU	0	0X01	3		0X036B
USB 1.1	0	0X02	0		0X036C
USB 2.0	0	0X02	1		0X036D
IDE	0	0X04	0		0X036E
SATA	0	0X05	0		0X037E
SATA RAID	0	0X05	0		0X037F
PCI-PCI BRIDGE	0	0X06	0		0X0370
PCI SLOT 1	1	0X06	ARB	ARB	ARB
PCI SLOT 2	1	0X07	ARB	ARB	ARB
PCI SLOT 3	1	0X08	ARB	ARB	ARB
AUDIO CODEC	0	0X06	1		0X0371
MAC	0	0X08	0		0X0372 / 0X0373
MAC	0	0X09	0		0X0372 / 0X0373
PE X8+VC1	0	0X0A	0		0X0376
PE X4	0	0X0B	0		0X0374
PE X4	0	0X0C	0		0X0374
PE X4+VC1	0	0X0D	0		0X0378
PE X8	0	0X0E	0		0X0375
PE X16	0	0X0F	0		0X0377



<http://laptop-motherboard-schematic.blogspot.com/>






D

C


B

A


PLACE NEAR CPU, BETWEEN CPU AND DIMM




PLACE NEAR THE CPU SOCKET





PLACE NEAR CPU SOCKET ALONG VTT POUR





PLACE UNDER THE CPU SOCKET



PLACE NEAR DIMM SOCKET ALONG VTT POUR INBETWEEN RPCKS




PLACE NEAR DIMM SOCKET ALONG VTT POUR



<http://laptop-motherboard-schematic.blogspot.com/>


DIMM 1
CLOSEST DIMM TO CPU
CHANNEL "A" LOWER 64 BITS

VTT_P	VTT_N	VTT_VREF
0	0	(VDDR / 2)*102%_0.922
0	1	(VDDR / 2)*98%_0.882
1	0	(VDDR / 2)*100%_0.899 *
1	1	(VDDR / 2)*96%_0.856




CHANNEL "B" UPPER 64 BITS



<http://laptop-motherboard-schematic.blogspot.com/>

DIMM3
CHANNEL "A" LOWER 64 BITS




<http://laptop-motherboard-schematic.blogspot.com/>

CHANNEL "B" UPPER 64 BITS
FURTHEST DIMM TO CPU



PLACE ALL PARTS BETWEEN CPU AND DIMM



<http://laptop-motherboard-schematic.blogspot.com/>

D


C

B


A



PLACE ALL PARTS BEHIND DIMMS

<http://laptop-motherboard-schematic.blogspot.com/>


Title		
MEM ADD/CTL RTT TERMINATION		
Size	Document Number	Rev
A4	KN9 SLI	0.1
Date:	Friday, March 31, 2006	Sheet 18 of 47




<http://laptop-motherboard-schematic.blogspot.com/>






Title		
MCP55 PEX X16		
Size	Document Number	Rev
A4	KN9 SLI	0.1
Date:	Friday, March 31, 2006	Sheet 20 of 47



















MCP55 INTERNAL PULL-UP/PULL-DOWN	
PIN	VOLTAGE
A20GATE/GPIO	+3.3V
EXT_SMI*/GPIO	+3.3V_DUAL
HDA_SDAT_IN0/GPIO_22/MGPIO_0	+3.3V_DUAL/GND
HDA_SDAT_IN1/GPIO_23/MGPIO_1	+3.3V_DUAL/GND
HDA_SDAT_IN2/GPIO_24/MGPIO_2	+3.3V_DUAL/GND
HDA_SDAT_OUT/GPIO_45	+3.3V_DUAL/GND
JTAG_TDI	+3.3V
JTAG_TMS	+3.3V
JTAG_TRST*	GND
KBRDRSTIN*/GPIO	+3.3V
PE_WAKE*	+3.3V_DUAL
SIO_PME*/GPIO	+3.3V_DUAL
THERM*/GPIO	+3.3V




<http://laptop-motherboard-schematic.blogspot.com/>





PLACE CAPS NEAR PEX CONNECTORS




PCI RETENTION
THR R
PCI EXPRESS RETENTION











<http://laptop-motherboard-schematic.blogspot.com/>



ABIT
Your Reliable Partner

Title PCIE 1 & 2 SLOT (x1)		
Size A4	Document Number KN9 SLI	Rev 0.1
Date: Friday, March 31, 2006	Sheet 30	of 47





<http://laptop-motherboard-schematic.blogspot.com/>

公版PWM MAX8810A無RESET，
但多一根VREG PROCHOT 300ohm接VDDIO，
CPU VDD TEMP過高時，LOW保護

V0.2 3V->3VDUAL

24,34 CPU_VLD
24,34,35,42,45 PWRGD_SB

13,14,15,16,24,34 SMB_MEM_SDA
13,14,15,16,24,34 SMB_MEM_SCL

39,41 VREG_VID5
39,41 VREG_VID4
39,41 VREG_VID3
39,41 VREG_VID2
39,41 VREG_VID1
39,41 VREG_VID0

調整VOSS 永F
R2對Vcore無任
何影響；R1越
大Vcore越小、
R1越小 hVcore
↑V大

UL8 Pro RT8801B畫法
Jason建議盡量靠近Pin17
Loadline會比較好

8 CPU_CORE_FB

V0.1 OVP

34,45 W83303D_PSOUT

Trace width:30mil-->UGATE[3..1]
Trace width:30mil-->LGATE[3..1]
Trace width:30mil(reference GND)
(Solidier side)-->PHASE[3..1]

http://laptop-motherboard-schematic.blogspot.com

ABIT
Your Reliable Partner


File
Size
Custom
Date: Friday, March 31, 2006

PWM RT8801 & RT9605


KN9 SLI

Rev
0.1


Sheet 33 of 47







Voltage Sensing (2.048V)




UL8 Pro		
pin77	GPIO50/ WDTO	3 夜端野吊o個
pin81	GPIO44	Vref_N
pin80	GPIO45	Vref_P
pin88	GPIO34	RESET4可 <u>控</u>
pin89	GPIO33	RESET3可 <u>控</u>
pin90	GPIO32	RESET2可 <u>控</u>
pin94		單 擴ESET1
pin93		單 擴ESET0

			
Title			
W83627EHF SuperI/O			
Size	Document Number		Rev
A3	KN9 SLI		0.1
Date:	Friday, March 31, 2006	Sheet	39 of 47

9.1AMP @1.5V






22AMP @1.8V




<http://laptop-motherboard-schematic.blogspot.com/>

7AMP @0.9V







V0.1 6.2k ohm -> 4.7k ohm; 0.47UF -> 1UF






- SBIOS PROGRAMMING STEPS
1. READ VID INPUT ON SIO
 2. SET SIO VID TO THE READ VALUE
 3. SET SIO VID TO OUTPUT STATE
 4. SET "CPU_VID_OVERRIDE" GPIO HIGH
 5. SET NEW SIO VID OUTPUT VALUE


<http://laptop-motherboard-schematic.blogspot.com/>





CPU Change & Clear CMOS: High




Because DAC_VREF is produced by +5V_DUAL, and DAC_VREF power is slow in +5V_DUAL, causing OP Amp output to be LOW before DAC_VREF power has not been ready for yet, so OP amp sends out high signal while starting the machine (miss movements), touch off OV movements.




SYS FAN(CPU1)



OV_VREF 20mA Max@2.5V




CPU FAN0




ABIT
Your Reliable Partner

Title		
OVP & CPUFAN + PROCHOT		
Size	Document Number	Rev
A3	KN9 SLI	0.1
Date:	Friday, March 31, 2006	Sheet 42 of 47



	10	Gb	100
L14	0	1	1
L13	1	0	1
	Green	Orange	Green+Orange



DATA LOSS SOLUTION
LAN trace : 50:5:7:5:50
88E1115 output voltage 3.3V
V0.2

BIOS MUST PROGRAM
LEDS FOR "MODE 3 BEHAVIOR"
AND BI-COLOR MIXING TO "50%"




ABIT
Your Reliable Partner

Title: **Dual LAN + USB CONN**

Size: B Document Number: **KN9 SLI** Rev: 0.1

Date: Friday, March 31, 2006 Sheet: 43 of 47






1BIT
Your Reliable Partner

Title

FP-USB CONN

Size	Document Number	Rev
A4	KN9 SLI	0.1

Date:	Friday, March 31, 2006	Sheet	44	of	47
2		1			




為了至 G5VSB
OK才 請POWER ON

3VDUAL會把5VSB拉成3V，反而讓Q40開啓不量，
此路線無效可作廢

24,33,34,35,42 PWRGD_SB>> R441 x0


33,34 W83303D_PSOUT>> W83303D_PSOUT*




V0.2 R559 R548 1K->2.2K

V0.2 R28 147-> 330


Straping: High test mode





V0.2




SPEAKER STRAPS
ROM TABLE SELECT
0 = USER
1 = SAFE (DEFAULT)





V0.2 SIO BEEP always High





FLASH ROM



IDE



FLOPPY CONNECTOR



USB-PWR1-5 JUMPER




FP-AUDIO JUMPER

LABEL






BIOS



PS2-PWR1(1-2)1



JUMPER-2PIN-YELLOW-LF
PCB Footprint



Only for 14.318MHz XTAL use

